## **R18** Code No: 155AK JAWAHARLAL NEHRU TECHNOLOGICAL UNIVERSITY HYDERABAD B. Tech III Year I Semester Examinations, March - 2021 **COMPUTER ARCHITECTURE** (Electrical and Electronics Engineering) Max. Marks: 75

## **Time: 3 Hours**

## Answer any five questions All questions carry equal marks - - -

1.a) b)	Clearly bring out the differences between RISC and CISC architectures. How does the operation load register from memory function? Explain with steps.	[8+7]	
2.a)	Why is Associative memory referred to as Content Addressable memory? Explain importance of Associative memory.	ı the	
b)	Explain the concept of Set Associative mapping in Cache memory.	[7+8]	
3.	What is a segment register? Draw and explain the interfacing of 8086 alon design and interfacing.	g with it [15]	ts
4.a) b)	How is the memory organized in 8086? What is segmentation? How it is performed in 8086?	[7+8]	
5.a) b)	What is stall? What is/ are the solution/ solutions to overcome stalling? How can loop unrolling be performed?	[8+7]	
6.	How can the branch prediction be performed? Explain with the help of flowchart.	[15]	
7.	Draw and explain the hardware architecture for DSP.	[15]	
8.a) b)	How is latency measured with respect to SoC? How does a simulator work in an MIPS?	[8+7]	
	5		

---00000----